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Abstract—Widespread adoption of silicon photonics into data-
centers requires that the integration of the driving electronics with
the photonics be an essential component of transceiver develop-
ment. In this article, we describe our silicon photonic transceiver
design: a 2.5D integrated multi-chip module (MCM) for 4-channel
wavelength division multiplexed (WDM) microdisk modulation
targeting 10 Gbps per channel. A silicon interposer is used to
provide connectivity between the photonic integrated circuit (PIC)
and the commercial transimpedance amplifiers (TIAs). Error free
modulation is demonstrated at 10 Gbps with −16 dBm received
power for the photonic bare die and at 6 Gbps with −15 dBm
received power for the first iteration of the MCM transceiver. In this
context, we outline the different integration approaches currently
being employed to interface between electronics and photonics—
monolithic, 2D, 3D, and 2.5D—and discuss their tradeoffs. No-
table demonstrations of the various integration architectures are
highlighted. Finally, we address the scalability of the architecture
and highlight a subsequent prototype employing custom electronic
integrated circuits (EICs).
Index Terms—Optical interconnections multichip module,
silicon interposer, silicon photonics, wavelength division
multiplexing.
I. INTRODUCTION
W ITH global internet traffic expected to reach nearly 400exabytes per month by 2022, the demand on data center
interconnect bandwidths continues to increase at an exponential
rate [1]. Similarly, data center energy consumption trends predict
a worldwide 3 PWh electricity usage by data centers by 2030,
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with worst case estimates as high 8 PWh [2]. Keeping up
with the internet traffic requires data center node bandwidths
approaching 10 Tb/s [3], all while reducing energy consumption
from tens of pJ/bit to sub-pJ/bit to combat the data center energy
consumption trends [4]. The number of I/O pins per package
tends to double every six years, which is outpaced by total I/O
bandwidth doubling every three to four years. Resolving these
rate discrepancies requires that every three to four years the
bandwidth per I/O is doubled [5].
Increasing the I/O data rate can be attempted by simply
increasing the electrical data rate; however, attenuation and
intersymbol interference from dispersion become significant
issues at higher frequencies. Intersymbol interference can be
combatted with additional equalization circuitry, with the trade-
off of higher energy consumption. The data rate at which equal-
ization is necessary depends on the electrical cable type—for
an eight-inch high-performance cable, the cutoff is 20 Gbps [6].
Equalization can increase the achievable data rate, but a second
cutoff rate exists for which equalization becomes prohibitively
energy expensive due to timing path limitations of the CMOS
technology node. For the 45 nm and 16 nm nodes the cutoff rates
are 20 Gbps and 40 Gbps, respectively [6]. As a result, electrical
interconnects are facing a bottleneck in keeping pace with the
data center bandwidth and energy consumption requirements.
Integrating silicon photonics into the data center provides a
path to keep up with the above requirements due to photonics’
minimal signal attenuation, low energy consumption, high band-
width, and the ability to leverage the mature CMOS ecosystem
[7]. Commercial silicon photonic transceivers have already been
introduced to the market by Luxtera [8], Elenion [9], MACOM
[10], and Intel [11]. Silicon photonic modulators have been
demonstrated with 64 Gbaud signals in both Mach Zehnder
modulators (MZMs) [12] and microring resonator (MRR) mod-
ulators [13]. Additionally, Germanium on Silicon photodiodes
have been demonstrated with bandwidths above 100 GHz [14].
While device performance and yield can be improved, one
of the paramount challenges for widespread adoption of sili-
con photonics in data centers is the integration with both the
driving electronic integrated circuits (EICs) and the compute
nodes: application-specific integrated circuits (ASICs)—such as
CPUs, GPUs, and memory—or field programmable gate arrays
(FPGAs).
This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/
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In this paper, we provide a background on silicon photonic
integration and report on our efforts in developing integrated
multi-chip modules (MCMs). In Section II, we provide an
overview of different integration approaches, their tradeoffs, and
highlight notable demonstrations. In Section III, we report on the
performance of the photonic components used in our MCMs. In
Section IV, we present the results of our first version of MCMs.
In Section V, we discuss the scalability of our MCM and outline
a subsequent prototype currently in fabrication. We finish with
conclusions in Section VI.
II. INTEGRATION BACKGROUND
The purpose of introducing silicon photonics into data centers
is to increase I/O bandwidth and minimize energy consumption.
How the photonic integrated circuit (PIC) is integrated with the
driving EICs and the compute ICs can have a major impact
on the areal bandwidth density, edge bandwidth density, and
packaging parasitics. In turn, these factors directly influence
the transceiver’s I/O bandwidth and energy consumption—thus,
improper integration of photonics with electronics can negate
all the potential benefits of silicon photonics. Parasitics between
the electronic modulator driver and photonic modulator intro-
duce parasitic poles that impact the modulator’s electro-optic
frequency response. In the extreme case, the parasitics can
be the limiting factor in the modulator’s bandwidth. Even if
the modulator’s bandwidth is acceptable, the effective driving
voltage may be reduced, resulting in a smaller optical extinction
ratio. Compensating the smaller extinction ratio requires either
higher driving voltages or power-hungry multi-tap equalization
circuits within the TX or RX ICs [6]. On the receive side, the
major concern is the parasitic capacitance. The total photodiode
capacitance (photodiode’s junction capacitance plus the para-
sitic capacitance) dictates the transimpedance amplifier’s (TIA)
dominant pole, which ultimately limits the TIA’s bandwidth
[15]. Receiver signal-to-noise (SNR) is inversely proportional
to the squared receiver bandwidth (BW) multiplied by the total
photodiode capacitance (CPD): SNR ∼ (BW2 × CPD)−1 [16].
Increased parasitic capacitance results in a lower SNR for a
given bandwidth, or requires reducing bandwidth to maintain
the SNR. Finally, the components that make hybrid integration
possible—pads, wirebonds, solder bumps, copper pillars, and
through silicon vias (TSVs)—are difficult to control from an
impedance perspective. Reflections from impedance mismatch
can reduce the effective driving voltage and introduce additional
noise to the signal [5].
MCMs are used to integrate PICs and driving EICs into
transceivers, and to integrate these transceivers with compute
nodes. In this paper, we will focus on the integration between the
PIC and the EIC, and how that integration enables connectivity
to compute nodes. The main PIC to EIC integration architectures
are monolithic, 2D, 3D, and 2.5D, as shown in Fig. 1. Examples
of the integration architectures are outlined in Table I.
A. Monolithic Integration
Monolithic integration is when the photonic components are
developed into an existing electronic process node with minimal
to no process alterations, as shown in Fig. 1(a). In this approach,
Fig. 1. The various integration approaches to integrate photonic integrated
circuits (PICs) with driving electronic integrated circuits (EIC). Flip chip (FC)
bumps are used to interface between flipped dies and ball grid arrays (BGAs) are
used to interface between an interposer and a PCB. (a) Monolithic integration.
(b) 2D integration. (c) 3D integration. (d) 3D integration with a photonic
interposer. (e) 2.5D integration.
parasitics are kept to an absolute minimum as the active pho-
tonics and their driving electronics are co-located within the
same die. Removing the need for pads and bumps to interface
between the PIC and EIC minimizes the potential for impedance
mismatch due to packaging. By combining two potential dies
into one, the required packaging is simplified—a monolithic
transceiver’s I/O to a compute node can be through wirebonds
or flip-chipped to an interposer.
While theoretically ideal, in practice monolithic integration
uses older CMOS nodes which are not optimized for pho-
tonic performance. The most advanced nodes developed for
monolithic integration are the 45 nm [17] and 32 nm [18]
processes, which still lag in performance compared to the cutting
edge FinFET 10 nm and below nodes [19]. Additionally, these
monolithic processes suffer from high waveguide loss, low
photodiode responsivity, and low photodiode bandwidth—in the
45 nm node these values at 1310 nm are 3.7 dB/cm, 0.5 A/W,
and 5 GHz, respectively [18]. Other monolithic processes have
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TABLE I
NOTABLE DEMONSTRATIONS OF MCM INTEGRATED TRANSCEIVERS
aLaser, thermal tuning and stabilization, clocking and serialization not included.
bOnly TX energy/bit.
cOnly RX energy/bit.
demonstrated improved photonic performance at the expense of
decreased transistor performance, as they exist in technology
nodes between 90 nm and 250 nm [20]–[23]. As energy per
bit often scales with technology node size, monolithic integra-
tion in older CMOS nodes results in greater than 14.5 pJ/b
EIC transceiver consumption [21], [22], [24]. The monolithic
integrations that use 65 nm nodes and below have sub pJ/b
consumption for the EIC drivers [18], [25]. From a practical
perspective, the process development cost for monolithic is very
expensive, and the resulting technology is less flexible than
heterogenous process development. Luxtera initially developed
a monolithic transceiver [24], but ultimately switched to hybrid
2.5D integration for the above reasons [26].
B. 2D Integration
On the other end of the integration spectrum is 2D integra-
tion. In this approach, the PIC and EIC are placed side by
side, typically on a PCB, as shown in Fig. 1(b). Wirebonds
are used to connect the two dies and to interface to the PCB.
An example of this can be seen in [27], where a five channel
microring transmitter operating at 25 Gbps per channel PIC was
wirebonded to an EIC that provided PRBS generation, dif-
ferential drivers, and thermal stabilization. The benefit of 2D
integration is the ease of packaging; however, the reliance on
wirebonds has its drawbacks. While wirebonds can reach pitches
of 25 µm [28], the connections between the PIC and EIC are
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limited to a single edge, severely limiting the aggregate I/O.
Additionally, wirebonds introduce a significant parasitic induc-
tance in the typical range of 0.5–1.0 nH/mm [29]. Techniques
such as ribbon bonding can reduce the parasitic inductance, but
do so by using ribbons that are over 100 µm wide, placing
further limitations on the wirebond pitch. Limiting the I/O to
the edge of the EIC also impacts the connection to the compute
node, as the remaining edge space must accommodate I/Os to
the compute node, grounds, supplies, and bias signals. The two
demonstrations outlined in Table I consume more than 5 pJ/b
for the EIC drivers [27], [30], which is an order of magnitude
higher than the best 3D integration demonstrations.
C. 3D Integration
Minimizing packaging parasitics between the EIC and PIC
makes 3D integration an attractive solution. In 3D integration,
the EIC is flip chipped on top of the PIC, as shown in Fig. 1(c).
Typically, the I/Os to the compute node and DC signals for both
the EIC and PIC are routed out through to the edge of the PIC
and wirebonded to a PCB. The most common types of flip chip
bumps (FC bumps) are copper pillars and microsolder bumps.
Copper pillars between PICs and EICs have been demonstrated
with parasitic capacitances below 30 fF, parasitic resistances
below 1 Ω, and neglible parasitic inductance [31]. Microsolder
bumps between PICs and EICs have been demonstrated with par-
asitic capacitances below 25 fF and parasitic resistances below
1 Ω [32]. Microsolder bumps and copper pillars in transceiver
MCMs have achieved similarly dense pitches—in the range of
40 µm to 50 µm [31], [32], [33]. Microsolder bumps and copper
pillars are expected to be able to reach pitches of 20 µm and
10 µm, respectively [34]. For denser pitches, direct bonding
Cu-Cu has been demonstrated at 15 µm pitch [34], and is
expected to be able to support pitches below 4 µm [35]. When
fabricating bumps at these ultra-dense pitches, the most common
approach is bump growth at wafer scale. While this is acceptable
for transceiver production at large scale, procuring a full wafer
can be unfeasible for smaller prototypes utilizing multi-project
wafer (MPW) runs. However, there are some vendors offering
bare die bumping at dense pitches for solder bumps and copper
pillars—35 µm and 25 µm, respectively [36]. The 3D integrated
demonstrations exhibit a range of energy consumptions per bit.
The energy per bit roughly scales with the EIC technology
node. On one end, the 14 nm node EIC transceiver consumes
229 fJ/b [31]; on the other end, the 130 nm node EIC transceiver
consumes 11.2 pJ/b [37], [38] While 3D integration allows for
dense pitches and minimal packaging parasitics, it does not
provide the best approach for thermal dissipation from the EIC
and offers minimal thermal isolation between the EIC and PIC.
Heat generated by the flip chip assembled EIC can be transferred
to the PIC. Temperature increases for the PIC of 20 °C above
ambient temperature have been observed for IC input powers of
approximately 0.5 W [39]. This can be especially problematic
for thermally sensitive photonic components, such as micror-
ings. Moving beyond lab prototypes can require thermo-electric
coolers (TECs) with unique configurations to allow for thermal
management [40]. A second potential constraint of 3D integra-
tion is the I/O to the compute node, as the most common method
of interfacing to the 3D integrated PIC-EIC is through wirebonds
to the PIC. This places limitations on the transceiver bandwidth
and introduces non-trivial parasitic inductance.
Interposers can be used to combat bandwidth limitations and
parasitic inductance. An interposer is a substrate that commonly
serves as passive electrical redistribution for active chips that sit
on top of the interposer. The interposer’s redistribution is com-
monly for fanning signals out to larger pitches or for enabling
connectivity between multiple active chips. The material used
to construct the interposer varies, but common types are silicon,
glass, and organic substrates. With silicon interposers, through
silicon vias (TSVs) can be used to enable connectivity between
the front and back of the interposer. Passive optical redistribution
can also be included in silicon interposers by adding a silicon
nitride waveguide layer to route optical signals between photonic
chips. Finally, active silicon photonics can be incorporated into
silicon interposers to form active photonic interposers to com-
bine the interposer’s redistribution functionality with the PIC’s
functionalities. One specific 3D integration solution utilizing an
interposer is to hang the EIC partially off the edge of the PIC,
and then use a high-density glass ceramic interposer (CGIP)
to interface to the package [41]. A second potential solution is
to replace the PIC with an active photonic interposer to enable
dense, low-parasitic I/O on both the front and back side of the
active photonic interposer [5], [42], as shown in Fig. 1(d).
D. 2.5D Integration
Active photonic interposers are an ideal combination of het-
erogenous process optimization, low EIC-PIC packaging para-
sitics, and high I/O bandwidth to a compute node. However, they
are still a relatively recent technology, and as a result come with
high process development costs and long fabrication timelines.
A compromise is 2.5D integration, where both the EIC and
PIC are flip chipped onto a passive interposer with TSVs to
interface to the back side, as shown in Fig. 1(e). The interposer
can be electrical only, or also include a waveguide layer for
optical redistribution. The flip-chipping can be achieved with
micro solder bumps or copper pillars with the same pitch and
parasitics as with 3D integration. If the compute node die is
flipped onto the same interposer, the I/O connections can be
made with micro solder bumps or copper pillars. A drawback
of 2.5D integration is that the parasitics between the EIC and
PIC are higher than 3D integration as critical signals must
pass through two bump interfaces and a trace on an interposer.
However, this additional source of parasitics can still be man-
ageable, as dies on an interposer can be placed several hundred
micrometers apart. For longer connections to the compute node,
high quality transmission lines can be developed within silicon
interposers, with 8 mm long coplanar waveguides transmission
lines demonstrating better than 50 GHz bandwidth with less
than 2 dB S21 loss [41]. If the compute node is housed in a
larger package, connections from the back of the transceiver’s
interposer can be made to a PCB with a ball grid array (BGA)
[42], [52], as shown in Fig. 2. Standard BGA packages can be
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Fig. 2. The integration approach for how the 2.5D integrated transceiver would
integrate with the compute node, such as an ASIC or FPGA. While the 2.5D
approach is highlighted here, other integrations would interface to a compute
node in a similar manner.
Fig. 3. The architecture of the transceiver. (a) Schematic of the transmitter.
(b) Schematic of the receiver. (c) Layout of one channel of the transmitter.
(d) Layout of one channel of the receiver. (e) Image of one channel of the
fabricated transmitter. (f) Image of one channel of the fabricated receiver.
developed with pitches as low as 0.5 mm [53], with limitations
a result of PCB spacing and routing. PIC integration to a PCB
through a BGA package has demonstrated signal paths with
better than 3 dB insertion loss with a bandwidth of 40 GHz [54].
The 2.5D demonstrations did not report energy per bit metrics.
For our first iteration of prototypes, we elected to use a 2.5D
integration approach to provide a balance of performance with
cost and fabrication turnaround.
III. MCM 2.5D INTEGRATED PROTOTYPE ARCHITECTURE
A. Photonic Architecture
The silicon photonic transceiver architecture, for both trans-
mitter and receiver, is built on bus waveguides with microdisk
elements coupled to the waveguide, as shown in Fig. 3. The
photonic integrated circuit was fabricated at AIM Photonics on
an MPW using the AIM process design kit (PDK) components.
On the transmit side, four microdisk modulators are coupled to
the bus waveguide. The modulators were measured to be evenly
spaced across a 25 nm free spectral range (FSR), resulting in
channel spacings of approximately 6.25 nm. A 99/1 tap is posi-
tioned after each modulator, with the 99% output continuing on
the bus waveguide. The 1% output leads to a monitor photodiode,
which allows for feedback signals for thermal stabilization of the
microdisk modulators. The difference between the monitor pho-
todiode before and after a modulator corresponds to the power
coupled into that modulator. Thermal stabilization architectures
have been demonstrated with a single monitor photodiode at the
end of a bus of microring modulators, but they typically require
measuring RF power [55] or dithering [27]. Other thermal
stabilization architectures require a drop port on the modulator
[56], [57], reducing the Q factor of the ring. Using a more direct
measurement of the power coupled into the modulator, without
requiring a drop port, allows for a simpler implementation of
the feedback. The bus waveguide is routed to edge couplers
at a 127 µm pitch to allow for coupling to a standard zero
polish fiber array. On the receive side, four microdisk demux
filters are coupled to the bus waveguide. The resonances are
fabricated to match the four transmit resonances. At the drop
port of each demux filter is a high-speed photodetector. The
end of the bus waveguide is split with a 50/50 tap: one end is
routed to a monitor photodiode and the other end is routed to the
edge coupler array. The thermal stabilization feedback signal is
simpler on the receive side for two reasons. One, the output of the
high-speed photodetectors can be used as the feedback signal to
thermally stabilize the data dropped by the demux microdisks.
Two, the optimal operating condition is directly on resonance,
unlike the transmit side.
The goal for this iteration of prototypes was to provide a
highly scalable, ultralow energy consumption, and very dense
bandwidth platform that future prototypes could build on. For
this reason, the target data rate for each channel is 10 Gbps. The
microdisk modulator occupies approximately 250 µm2 and the
combination of the microdisk demux and high-speed photodiode
occupies approximately 750 µm2. The small microdisk foot-
prints allows transceivers to designed very densely and to still
achieve system data rates in the Tbps regime [31]. Additionally,
microdisk modulators have lower device capacitances and typi-
cally require smaller swing voltages compared to Mach Zehnder
modulators [58], allowing the microdisk modulators to consume
less modulation power. To fully compare the Mach Zehnder
and microdisk modulators, the thermal power consumption for
tuning the microdisks must be considered. In [18], the thermal
tuning control logic contributed 18 fJ/b of the total 700 fJ/b
for the EIC. The energy consumption for microdisk heaters is
very dependent on link design and the fabrication variability of
microdisks. Thermal tuning energy per bit is dependent on data
rate because the thermal tuning power is independent of rate, so
higher data rates will reduce the energy per bit. If the laser wave-
lengths are fixed, then the burden of accounting for resonance
fabrication variability is placed on microdisk’s thermal heaters.
The standard deviation for the microdisk’s resonance is 2.14 nm
[59]. If the thermal heaters are to account for this variation, the
operating wavelength must be set above the expected resonance
because the heaters can only tune the microdisk in one direction.
Ensuring that 95% of the fabricated resonances fall below the
operating wavelength requires an operating wavelength 3.5 nm
above intended fabricated resonance. Using the same thermal
tuning efficiency and channel rate as [18] results in an average
expected heater energy per bit of approximately 186 fJ/b. Paths
towards reducing the heater energy per bit are operating at higher
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Fig. 4. The assembled MCM showing the silicon interposer, which provides
connectivity between the four TIA EICs and the PIC. The isolated EIC is not
connected to the PIC and used for TIA-only tests.
data rates, developing more efficient heaters, and reducing the
fabrication variability.
B. Integration Architecture
The integration approach for the prototype was a 2.5D inte-
grated MCM. The 2.5D integration is achieved with a silicon
interposer. The silicon interposer has TSVs to provide a con-
nection between the metal layers on the front side and the back
side of the interposer. Both the PIC and EICs are flipped on
top of the interposer, as shown in Fig. 4. The backside of the
interposer is used to connect to a PCB to fan out the signals and
to house decoupling capacitors and resistors for Received Signal
Strength Indicators (RSSIs). Assembly of the prototype was
done at the Tyndall National Institute. The flip chip connections
for both the PIC and EIC to the interposer is done using stud
bumps at a minimum of 100 µm pitch. Stud bumps are gold
wire bond segments that are bonded to aluminum pads on the
PIC, EIC, and interposer. The initial wirebond can be attached
to the aluminum pads and serves as a pillar that the solder can
adhere to. BGA-type connections on 300 µm pads are used to
connect the backside of the interposer to the PCB with ENEPIG
finish at 500 µm pitch. The PIC and EICs are connected to the
interposer via stud-bumps prior to attaching the interposer to the
PCB, so the reflow temperature of the BGA-type solder must be
below the reflow temperature of the stud bump solder. The PIC
is positioned such that it overhangs off the interposer by 200 µm
to allow for a clear interface to the edge couplers and to provide
a visual sight of the edge couplers to aid alignment.
C. Transceiver Architecture
For the first iteration of prototypes, the transceiver design used
a commercial Texas Instruments ONET8551 TIA. The driver
features a TIA, voltage amplifier, and output buffer. The TIA
is designed for wirebonds, but the pad pitch is 115 µm and
the aluminum terminated pads were ideal candidates for stud
bumps, making flip chipping feasible. While the TIA is single
channel, its small size (870 µm by 1036 µm) make it possible to
place four dies to interface to the four received channels on the
PIC. The 9 GHz bandwidth is designed for a maximum data rate
of 11.3 Gbps, which matches with the target photonic rate of
10 Gbps. The TIA has a sensitivity of −20 dBm and differential
outputs. A single VCC of +3.3 V can be used to power both
the input stage for the TIA and the output stage for the voltage
amplifier and buffer. The EIC consumes 9.2 pJ/b when receiving
a 10 Gbps signal. The EIC also features RSSIs that are connected
to ground via surface mount resistors on the PCB to translate to a
voltage indicator signal. An additional test TIA is placed on the
same interposer, designed to receive external input signals from
SMAs on the PCB for debugging purposes. For this prototype,
the microdisk modulators on the PIC are externally driven as
we were unable to procure an appropriate commercial bare die
modulator driver that had a pad configuration conducive to flip
chipping. Future prototypes, outlined in Section V, will feature
separate custom TX and RX EIC drivers flip chipped onto the
interposer.
The fabricated PIC is 4.15 mm by 1.87 mm, and the photodi-
odes are evenly spaced out at a 0.75 mm pitch along the edge of
a 4.15 mm. The spacing between the TIAs and between the TIA
and PIC is 0.5 mm. As a result, the TIAs are not able to be placed
directly in line with the photodiodes on the PIC. The top-level
aluminum trace between the photodiode and the TIA input is
30 µm wide and ranges from 0.75 mm to 2.6 mm long. Each
photodiode to TIA input connection is a cathode-anode-cathode
configuration, and the TIA provides a 2.35 V reverse bias to
the photodiode. The trace configuration and interposer stack-up
yields an approximate effective relative permittivity of 2. As
a result, a 10 GHz signal yields a λ/4 length of 3.75 mm.
This means that even the longest trace length can be treated
as a lumped element, meaning that reflections from impedance
mismatch should not impact performance.
All electrical signals—DC and RF signals for the PIC and
EIC—are routed to the back of the interposer through the TSVs
to BGA-type connections. The RF signals use coplanar wave-
guide and microstrip transmission lines on the PCB to fan out
to SMAs. The DC signals connect to a dense DC mezzanine to
interface to a second DC fanout board. All optical connections
on the PIC route to edge couplers at a 127 µm pitch. The
overhanging PIC is coupled with a standard flat polish fiber array,
which is connected to the prototype’s mechanical substrate.
IV. MCM 2.5 INTEGRATED PROTOTYPE PERFORMANCE
A. Photonic Die Performance
In this section, we present the performance of the bare pho-
tonic die. The DC response for the modulator’s heater can be
seen in Fig. 6(a). The heater was tested up to 7.5 volts, which
produced over a 3.5 nm shift in the microdisk’s resonance.
The heater efficiency for these modulators was extracted to be
0.54 ± 0.05 nm/mW. These measurements allowed additional
parameters to be extracted: the FSR was 24.3 nm, the full width
at half maximum (FWHM) was 0.18 nm, and the extinction ratio
(ER) was 12 dB. The DC response of the depletion modulator can
be seen in Fig. 6(b). A voltage range of 0 to 2 volts was applied
to the depletion modulator. From the response, the modulator
efficiency was extracted to be 62 ± 2 pm/V. As the reverse bias
voltage is increased, the ER of the ring decreased, demonstrating
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Fig. 5. The fully packaged MCM 2.5D integrated transceiver. The interposer
sits on a fan out PCB, which sits on a mechanical substrate that mounts to an
optical table for testing. The optical fiber array couples to the PIC and connects
to the mechanical support in several locations.
that the microdisk was overcoupled. The eye diagram of the
microdisk modulator can be seen in Fig. 7(a). The eye diagram
at 10 Gbps was recorded with a drive voltage of 1.5 Vpp biased
at −0.5 volts. The measurements for the modulator’s bandwidth
and the bit error rate curve can be seen in Fig. 7(b) and 7(c),
respectively. From these measurements, it can be seen that the
modulator produces an error free rate (1E-12) at a received power
of −16.0 dBm using a commercial receiver. The bandwidth was
measured to be 20 GHz. The demux filter’s through response can
be seen in Fig. 5(c). From the response, the heater’s efficiency
was extracted to be 0.66 ± 0.03 nm/mW. From this resonance
response, static parameters can be extracted: the filter’s FSR
was 25.1 nm, the filter’s FWHM was 0.54 nm, the filter’s ER
was 24 dB. The photodiodes at the drop port of the demux filter
are designed to be operated with 1 volt of reverse bias. The
measured DC photodiode response can be seen in Fig. 6(d).
The input power was varied and the output current from the
photodiode was measured. This was done with 0 volts and 1
volt reverse bias. Higher voltages were tested, but there was
minimal difference from the 1 volt reverse bias. The photodiode
responsivity was 0.94 A/W when the photodiode was biased at
0 volts. The photodiode responsivity was 1.11 A/W when the
photodiode was reverse biased at 1 volt.
B. MCM Prototype Performance
In this section, the performance of the assembled prototype is
presented. Initial coupling losses were measured to be approxi-
mately 5 dB per facet. The DC responses of the heaters for the
TX and RX were characterized, as well as the DC response of the
PN depletion modulator—these can be seen in Fig. 8. The heater
efficiency was extracted to be 0.49 ± 0.01 nm/mW. The RX
heater response was used to extract the demux heater efficiency,
which was determined to be 0.71 ± 0.10 nm/mW. The energy
per bit for thermally tuning the microdisks will be dependent
Fig. 6. The DC performance of the bare die PIC. (a) The resonance response
of the microdisk modulator’s heater. (b) The resonance response of the depletion
modulator. (c) The resonance response of the demultiplexer microdisk’s heater.
(d) The responsivity of the photodiode.
on the resonance shift required. If the required resonance shift
is 2.14 nm—the standard deviation in the fabricated microdisk
resonance reported in [59]—then at 10 Gbps the heaters will
consume 437 fJ/b and 301 fJ/b for the modulator and demux,
respectively. The modulation efficiency was extracted to be 60
± 3 pm/V. The bandwidth response of the four channels on the
TX of the prototype can be seen in Fig. 9(a). While the response
of the four channels are in good agreement, a significant drop
in the bandwidth occurs at 8.5 GHz. We are currently investi-
gating to determine the exact cause of the bandwidth limitation.
The two most likely culprits are impedance mismatch (which
would be resolved when the modulator driver is integrated
near the microdisk modulator) and electrical resonance from a
combination of interposer trace parasitics and packaging para-
sitics. The interposer design for the connection to the microdisk
modulators was not impedance controlled, as the main concern
was keeping the trace length below λ/4 at 10 GHz. Subsequent
ABRAMS et al.: SILICON PHOTONIC 2.5D MULTI-CHIP MODULE TRANSCEIVER FOR HIGH-PERFORMANCE DATA CENTERS 3353
Fig. 7. The microdisk modulator’s AC performance. (a) The eye diagram at
10 Gbps driven with a 1.5 Vpp signal. (b) The bandwidth of the modulator.
(c) The BER at 10 Gbps driven with a 1.5 VPP signal.
prototypes were designed with 50-ohm transmission lines con-
necting to the RF I/Os of the EIC. Additionally, subsequent
designs have data generation occurring within the TX EIC,
and deserialization occurring within the RX EIC to bring a 10
Gbps data rate down to 2.5 Gbps, which is supported by this
prototype’s bandwidth. The BERs for various data rates can be
seen in Fig. 8(c). For data rates of 6 Gbps and below, error free
performance is achievable at −15 dBm received power or better.
Data rates at or above the electrical bandwidth degradation
produced significantly worse BERs.
Fig. 8. The DC performance of the PIC components of the MCM integrated
transceiver. (a) The resonance response of the microdisk modulator’s heater.
(b) The resonance response of the demultiplexer microdisk’s heater. (c) The
resonance response of the depletion modulator.
To verify functionality of the test TIA, a small current supply
was approximated by placing a voltage signal in series with a
22 kΩ resistor to provide a Thevenin equivalent of a µA current
supply. For this test, alligator clips were used to clip to the
resistor, which degraded the bandwidth and added noise to the
test. A 400 MHz square wave signal was varied from 0.05 VPP
to 1.1 VPP to replicate a current source of 7 µAPP to 50 µAPP.
We see that with a current source of 14 µAPP, the output was a
clean 0.16 VPP square wave. At current swings below 14 µAPP,
the signal was severely degraded, as seen in Fig. 10. Increasing
the current source’s swing beyond this threshold did not impact
the output voltage, as the EIC has a limiting amplifier in the
output portion of the driver. The TIA was expected to exhibit a
sensitivity of −20 dBm. With a 1 A/W photodiode, this would
correspond to an input current swing of 10 µAPP, which is in
relative agreement with the results observed from the test TIA.
Testing the photodiodes with the TIAs will occur when a second
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Fig. 9. The microdisk modulator’s AC performance of the PIC components
of the MCM integrated transceiver. (a) The eye diagram at 2.5 Gbps driven
with a 1.5 Vpp signal. (b) The bandwidth of the microdisk modulators of the
four channels. (c) The BER driven with a 1.5 VPP signal at different data
rates.
prototype is repackaged to correct for an anode and cathode
mismatch.
V. MCM SCALABILITY AND SUBSEQUENT PROTOTYPES
Two main approaches for scaling up the total throughput
of a WDM MCM are increasing the data rate per wavelength
and increasing the number of wavelengths. Scaling up the data
rate per wavelength can be achieved by multiplexing channels
of data together on the same wavelength or by increasing the
data rate on the wavelength. Multiplexing multiple channels
to a single wavelength can be achieved via polarization divi-
sion multiplexing (PDM) [60] and mode division multiplexing
(MDM) [61]. PDM is a mature enough approach that silicon
photonic foundries are beginning to offer polarization splitters
and rotators on MPW runs [62], [63]. One of the drawbacks for
Fig. 10. The results of the test TIA of the MCM prototype. (a) the test
setup to mimic a small swing input current. (b) The signal from Out+
when driven with the equivalent of a 7 µAPP input signal. (c) The sig-
nal from Out+ when driven with the equivalent of a 14 µAPP input
signal.
PDM is polarization drift that will occur in fiber-based trans-
mission. While work has been explored to expand PDM beyond
dual polarization systems [64], practical integrated systems are
limited to the dual polarization of TE and TM, limiting the
scalability of PDM. MDM presents another avenue for mul-
tiplexing on a single wavelength. While challenges related to
MDM exist—such as mode crosstalk and coupling MDM data
to a multimode fiber—MDM systems with 11 modes have been
demonstrated on a single polarization [65]. The direct approach
to scale up the data rate per wavelength is to increase the data
rate. Scaling up to 50 Gbps per wavelength is possible with NRZ
modulation. Microdisk modulators have been demonstrated with
64 Gbaud signals [13] and photodiodes have been demonstrated
with bandwidths above 100 GHz [14]. Interposer transmission
lines with bandwidths up to 50 GHz have been demonstrated
[66], [67]. Driving EICs to interface to silicon photonic MZMs
have been shown to operate up to 56 Gbaud [37], [38]. Com-
bining all these elements together presents a path for NRZ 50
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Fig. 11. The interposer layout for the future prototype utilizing custom EICs.
On the left side is the EIC for the receiver portion of the PIC. On the right side
is the EIC for the transmitter portion of the PIC.
Gbps. To achieve data rates of 100 Gbps and beyond, it is
necessary to move to higher order modulation formats. Data
rates of 200 Gbps on a single wavelength have been demon-
strated with MZM-based 16-QAM in an MCM transceiver [42].
While coherent modulation schemes present the path towards
the highest data rates, they often require power hungry sig-
nal processing to recover the signal. A compromise is to use
PAM-4, which has been demonstrated at 128 Gbps in microring
resonators [68].
Our preferred approach for scaling up the total throughput is
to increase the number of wavelengths in the transceiver. The
cascaded bus-microdisk modulator and demux architecture is
scalable to tens of channels. Ultimately, the number of channels
that can be placed on a single bus waveguide is bounded by
the FSR of the resonant devices and minimum channel spac-
ing that can be supported by the link. To further increase the
scalability of the architecture, an interleaving structure can be
used to route different groups of channels to different cascaded
buses of modulators or demuxes [69]. Such an approach can
be scaled to hundreds of wavelengths to provide a clear path
towards links with multiple Tbps of data. This system provides
a natural integration with CMOS-compatible comb lasers that
produce hundreds of evenly spaced wavelengths [70]. Construct-
ing massively parallel links with 10 Gbps channel rates provides
an energy efficient path towards Tbps links. With over 100
channels, it is reasonable to allocate one or more wavelengths for
clock forwarding, removing the need to perform clock recovery
at the receiver. The 10 Gbps channel data rate avoids a heavy
reliance on serialization and deserialization (SERDES), which
typically dominate power consumption of optical transceivers
[5]. SERDES with clock and data recovery (CDR) can consume
up to 60% of a transceivers total power [71]. Using 10 Gbps
channel rates also avoids the reliance on digital signal processing
(DSP). In coherent commercial optical transceivers, the DSP
ASIC consumes as much power as the rest of the transceiver
combined [72]. Additionally, channel rates of 10 Gbps are close
to the most efficient rate for resonant modulators/demuxes in
silicon photonics requiring thermal stabilization [73], [74]. This
architecture provides the foundation for a highly parallel system
that combines energy efficiency, high throughput, and high areal
bandwidth density.
In addition to repackaging the TI TIA prototype, a 2.5D inte-
grated prototype with custom EICs fabricated in a 28 nm process
is currently in the final stages of fabrication for the interposer,
which can be seen in Fig. 11. The custom EICs are separated into
a TX and a RX chip. Both the TX and the RX EIC are designed
for two data channels and one clock channel. The TX chip
contains PRBS generators at 2.5 Gbps, serialization to 10 Gbps,
and an output driver to differentially drive the modulator. The
RX chip contains a TIA, voltage amplifier, deserializer, and an
output buffer.
VI. CONCLUSION
In this paper, we outline the different integration ap-
proaches pursued to interface between EICs and PICs in MCM
transceivers. We provide an overview of the initial prototype
of our 2.5D integrated, 4-channel WDM transceiver targeting a
channel operation of 10 Gbps. The prototype utilizes silicon pho-
tonic microdisk modulators, microdisk demux filters, high speed
photodiodes, and commercial single-channel bare die TIAs. A
silicon interposer facilitates the connection between the PIC and
the EICs, and provides connections to the PCB through TSVs.
The results of our characterization of the PIC and integrated
MCM transceiver are summarized—error free modulation is
demonstrated at −16 dBm at 10 Gbps for the PIC and −15 dBm
at 6 Gbps for the MCM. The initial prototype is currently being
repackaged to correct the photodiode connections. Subsequent
prototypes include a 2.5D integrated transceiver with custom
EICs to provide full TX and RX driving functionality, and a 3D
integrated network-on-chip utilizing an active photonic inter-
poser. Continuing to adopt silicon photonics into datacenters
requires careful co-integration of silicon photonics with the
driving electronics to ensure that the optical advantages can be
realized.
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